Datasheet4U Logo Datasheet4U.com

74LVC2G34 - Dual buffer gate

Datasheet Summary

Description

The 74LVC2G34 is a dual buffer.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low power dissipation.
  • IOFF provides partial Power-down mode operation.
  • Direct interface with TTL levels.
  • Latch-up performance exceeds 250 mA.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8C (2.7 V to.

📥 Download Datasheet

Datasheet preview – 74LVC2G34

Datasheet Details

Part number 74LVC2G34
Manufacturer nexperia
File Size 247.15 KB
Description Dual buffer gate
Datasheet download datasheet 74LVC2G34 Datasheet
Additional preview pages of the 74LVC2G34 datasheet.

📁 Similar Datasheet

Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC2G34 Dual buffer gate Rev. 12 — 20 January 2022 Product data sheet 1. General description The 74LVC2G34 is a dual buffer. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 1.65 V to 5.5 V • Overvoltage tolerant inputs to 5.5 V • High noise immunity • ±24 mA output drive (VCC = 3.
Published: |