Datasheet4U Logo Datasheet4U.com

74LVC373A-Q100 - Octal D-type transparent latch

General Description

The 74LVC373A-Q100 is an octal D-type transparent latch with 3-state outputs.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Overvoltage tolerant inputs to 5.5 V.
  • Wide supply voltage range from 1.2 V to 3.6 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • High-impedance outputs when VCC = 0 V.
  • IOFF circuitry provides partial Power-down mode operation.
  • Complies with JEDEC standard:.
  • J.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC373A Octal D-type transparent latch NXP
74LVC373A OCTAL D-TYPE LATCH STMicroelectronics
74LVC373A OCTAL TRANSPARENT D-TYPE LATCH Diodes
74LVC373A Low-Voltage CMOS Octal Transparent Latch ON Semiconductor
74LVC374A Octal D-type flip-flop NXP

Other Datasheets by Nexperia

Part Number Description
74LVC373A Octal D-type transparent latch
74LVC374A Octal D-type flip-flop
74LVC374A-Q100 Octal D-type flip-flop
74LVC377 Octal D-type flip-flop
74LVC30A 8-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC373A-Q100 Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state Rev. 3 — 4 March 2021 Product data sheet 1. General description The 74LVC373A-Q100 is an octal D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs can be driven from either 3.