Datasheet4U Logo Datasheet4U.com

HEF4040B - 12-stage binary ripple counter

General Description

The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11).

The counter advances on the HIGH-to-LOW transition of CP.

Key Features

  • Tolerant of slow clock rise and fall time.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Specified from 40 C to +85 C.
  • Complies with JEDEC standard JESD 13-B 3.

📥 Download Datasheet

Datasheet Details

Part number HEF4040B
Manufacturer Nexperia
File Size 710.68 KB
Description 12-stage binary ripple counter
Datasheet download datasheet HEF4040B Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HEF4040B 12-stage binary ripple counter Rev. 9 — 23 March 2016 Product data sheet 1. General description The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of CP. Each counter stage is a static toggle flip-flop. The clock input is highly tolerant of slow rise and fall times due to its Schmitt trigger action. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. 2.