Download HEF4040B Datasheet PDF
HEF4040B page 2
Page 2
HEF4040B page 3
Page 3

HEF4040B Description

The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O0 to O11). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of CP.