54ACT112 Datasheet | Specifications & PDF Download

www.DataSheet4U.com 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop September 1998 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop General De

(26 views)

• Inputs Are TTL-Voltage Compatible • Generates Either Odd or Even Parity for Nine Data Lines • Cascadable for n-Bits Parity • Flow-Through Architectu

(15 views)

54ACT11253, 74ACT11253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCAS040A – D3110, MARCH 1988 – REVISED APRIL 1993 • Inputs Are TT

(13 views)

• 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers • Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes PCB Lay

(12 views)

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS323 – JANUARY 2003 D Inputs Are TTL-Voltage Compatible D

(7 views)