Analog Devices
ADP7112 - CMOS LDO Linear Regulator
Data Sheet
FEATURES
Low noise: 11 μV rms independent of fixed output voltage PSRR of 88 dB at 10 kHz, 68 dB at 100 kHz, 50 dB at 1 MHz,
VOUT = 5 V, VI
(8 views)
