www.DataSheet4U.com www.DataSheet4U.com .
HMC1165 - MMIC VCO
Data Sheet 11.07 GHz to 11.62 GHz, MMIC VCO with Half Frequency Output HMC1165 FEATURES Dual output frequency range fOUT = 11.07 GHz to 11.62 GHz fO.TC1165 - 32-Bit Single-Chip Microcontroller
Data Sheet, V1.0, Apr. 2008 TC1165/TC1166 32-Bit Single-Chip Microcontroller TriCore Microcontrollers Edition 2008-04 Published by Infineon Technolog.LTC1165 - Triple 1.8V to 6V High-Side MOSFET Drivers
LTC1163/LTC1165 Triple 1.8V to 6V High-Side MOSFET Drivers FEATURES s s s s s s s s s s DESCRIPTIO Operates from 1.8V to 6V 0.01µA Standby Current .SC1165 - PROGRAMMABLE SYNCHRONOUS DC/DC CONVERTER
PROGRAMMABLE SYNCHRONOUS DC/DC CONVERTER, DUAL LOW DROPOUT REGULATOR CONTROLLER October 25, 1999 SC1164/5 TEL:805-498-2111 FAX:805-498-3804 WEB:http.74AC11651 - OCTAL BUS TRANSCEIVER AND REGISTER
• Independent Registers and Enables for A and B Buses • Multiplexed Real-Time and Stored Data • Inverting Data Paths • Flow-Through Architecture Optim.74AC11652 - OCTAL BUS TRANSCEIVER AND REGISTER
74AC11652 OCTAL BUS TRANSCEIVER AND REGISTERS WITH 3-STATE OUTPUTS SCAS088A - DECEMBER 1989 - REVISED APRIL 1996 D Independent Registers and Enables .C1165 - Silicon NPN epitaxial planar type Transistor
www.DataSheet4U.com www.DataSheet4U.com .2SC1165 - Silicon NPN epitaxial planer type Transistor
SILICON NPN EPITAXIAL PLANAR TYPE UHF BAND POWER AMPLIFIER APPLICATIONS. FEATURES . Output Power : F o =0. 9W(Min. (f=470MHz, Vcc=12.6V, 5 I i=.CY7C1165V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture
CY7C1161V18 CY7C1176V18 CY7C1163V18 CY7C1165V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ Functional Descr.CY7C11651KV18 - 18-Mbit QDR II SRAM 4-Word Burst Architecture
18-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) 18-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) CY7C.CY7C1165KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture
CY7C1161KV18, CY7C1176KV18 CY7C1163KV18, CY7C1165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ Configu.