EPLDs Datasheet | Specifications & PDF Download

fax id: 61071CY7C342B CY7C342B Features • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array

(27 views)

E PL D CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs Features • Erasable, user-configurable CMOS EPLDs capable of implementing high-

(23 views)

(18 views)

May 1995, ver. 1 Features EP220 & EP224 ® Classic EPLDs Data Sheet s High-performance, low-power Erasable Programmable Logic Devices (EPLDs) with 8 m

(16 views)

(16 views)

May 1995, ver. 1 Features EP220 & EP224 ® Classic EPLDs Data Sheet s High-performance, low-power Erasable Programmable Logic Devices (EPLDs) with 8 m

(15 views)