Datasheet4U Logo Datasheet4U.com

CY7C342B

128-Macrocell MAX EPLDs

CY7C342B Features

* 128 macrocells in 8 LABs

* 8 dedicated inputs, 52 bidirectional I/O pins

* Programmable interconnect array

* Advanced 0.65-micron CMOS technology to increase performance

* Available in 68-pin HLCC, PLCC, and PGA Functional Description The CY7C342B is an Eras

CY7C342B General Description

The CY7C342B is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX architecture is 100% user configurable, allowing the devices to accommodate a variety of independent logic functions. Logic Block Diagram 1 (B6) IN.

CY7C342B Datasheet (324.23 KB)

Preview of CY7C342B PDF

Datasheet Details

Part number:

CY7C342B

Manufacturer:

Cypress

File Size:

324.23 KB

Description:

128-macrocell max eplds.

📁 Related Datasheet

CY7C342 128-Macrocell MAX EPLDs (Cypress)

CY7C340 Multiple Array Matrix High-Density EPLDs (Cypress)

CY7C341B 192-Macrocell MAX EPLD (Cypress Semiconductor)

CY7C343 64-Macrocell MAX EPLD (Cypress)

CY7C343B 64-Macrocell MAX EPLD (Cypress)

CY7C344 32-Macrocell MAX EPLD (Cypress Semiconductor)

CY7C344B 32-Macrocell MAX EPLD (Cypress Semiconductor)

CY7C345 128-Macrocell MAX EPLDs (Cypress)

CY7C346 USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) (Cypress Semiconductor)

CY7C325 Timing Control Unit (Cypress)

TAGS

CY7C342B 128-Macrocell MAX EPLDs Cypress

Image Gallery

CY7C342B Datasheet Preview Page 2 CY7C342B Datasheet Preview Page 3

CY7C342B Distributor