Datasheet4U Logo Datasheet4U.com

CY7C335

Universal Synchronous EPLD

CY7C335 Features

* 100-MHz output registered operation

* Twelve I/O macrocells, each having:

* Registered, three-state I/O pins

* Input and output register clock select multiplexer

* Feed back multiplexer

CY7C335 General Description

The CY7C335 is a high-performance, erasable, programmable logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently construct very high performance state machines. The architecture of the CY7C335, consisting of the user-configurable output macrocell, bidi.

CY7C335 Datasheet (342.27 KB)

Preview of CY7C335 PDF

Datasheet Details

Part number:

CY7C335

Manufacturer:

Cypress Semiconductor

File Size:

342.27 KB

Description:

Universal synchronous epld.

📁 Related Datasheet

CY7C331 Asynchronous Registered EPLD (Cypress Semiconductor)

CY7C325 Timing Control Unit (Cypress)

CY7C340 Multiple Array Matrix High-Density EPLDs (Cypress)

CY7C341B 192-Macrocell MAX EPLD (Cypress Semiconductor)

CY7C342 128-Macrocell MAX EPLDs (Cypress)

CY7C342B 128-Macrocell MAX EPLDs (Cypress)

CY7C343 64-Macrocell MAX EPLD (Cypress)

CY7C343B 64-Macrocell MAX EPLD (Cypress)

CY7C344 32-Macrocell MAX EPLD (Cypress Semiconductor)

CY7C344B 32-Macrocell MAX EPLD (Cypress Semiconductor)

TAGS

CY7C335 Universal Synchronous EPLD Cypress Semiconductor

Image Gallery

CY7C335 Datasheet Preview Page 2 CY7C335 Datasheet Preview Page 3

CY7C335 Distributor