
M15F2G16128A-DEBG2LS - 16M x 16 Bit x 8 Banks DDR3 SDRAM
ESMT
DR3 SDRAM
Feature
Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti
(11 views)