bits Datasheet | Specifications & PDF Download

ESMT ADD2010 24 bits Audio Stereo DAC With DRC and EQ, 2Vrms Line Out Features  16/18/20/24-bits input with I2S, Left-alignment and Right-alignmen

(176 views)

W25Q128FV 3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI Publication Release Date: May 13, 2016 Revision M W25Q128FV Table of Contents 1.

(155 views)

W25Q128FV 3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI Publication Release Date: May 13, 2016 Revision M W25Q128FV Table of Contents 1.

(99 views)

W25Q128FV 3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI Publication Release Date: May 13, 2016 Revision M W25Q128FV Table of Contents 1.

(96 views)

W25Q128FV 3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI Publication Release Date: May 13, 2016 Revision M W25Q128FV Table of Contents 1.

(76 views)

BL24C02F 2Kbits (256×8) Features  Compatible with all I²C bidirectional data transfer protocol  Memory array: – 2 Kbits (256bytes) of EEPROM – Pag

(71 views)

 Rev. 0.7 Preliminary LY68L6400 64M Bits Serial Pseudo-SRAM with SPI and QPI 1 TABLE OF CONTENTS 1 TABLE OF CONTENTS ……………………………………………………………. 0

(69 views)

4G B Die DDRIII SDRAM Specification P3P4GF4BLF Deutron Electronics Corp. 8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C. TEL: (886)-2-251

(63 views)

BL24C32A 32Kbits (4,096×8) Features  Compatible with all I²C bidirectional data transfer protocol  Memory array: – 32 Kbits (4Kbytes) of EEPROM –

(60 views)

MX23J16G88 Sequential 16G-Bits XtraROM for Amusement 1. FEATURES • Organization - 512M x 32bit / 16,844,324,864bit - Page Size : 512 double word

(53 views)

Preliminary Data Sheet March 2000 ORCA® ORT4622 Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver Introduction L

(53 views)

MS90C386B MS90C386B ——+3.3V 175MHz 24bits COLOR LVDS Receiver General Description The MS90C386B receiver is designed to support pixel data transmissio

(52 views)

TECHNOLOGY DDR3 SDRAM Memory Specifications D2516EC4BXGGB 4G bits DDR3L SDRAM (256M words x 16 bits) Document No. 4806841-001.A00 06/10/13 Page 1

(51 views)

MS90C104 MS90C104 ——+3.3V 175MHz 30bits COLOR LVDS Receiver General Description The MS90C104 receiver is designed to support pixel data transmission b

(50 views)

Preliminary Data Sheet January 1998 LG1628AXA SONET/SDH 2.488 Gbits/s Transimpedance Amplifier Features s s s s s s High data rate: 2.5 Gbits/s High

(49 views)

MS90C385 MS90C385 ——100MHz 24bit （FPD）LVDS MS90C385 28bit TTL 4 （LVDS）。 。 100MHz ，24bit RGB 、3bit LCD 1bit 700Mbps LVDS 。 100MHz ， 350Mby

(49 views)

(48 views)

Data Sheet August 2001 ORCA® ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver Introduction Field-progr

(48 views)

Features • One of a Family of Devices with User Memory of 1 Kbit to 64 Kbits • Contactless 13.56 MHz RF Communications Interface – ISO/IEC 14443-2:200

(47 views)

P25C128F 128 Kbits Serial SPI bus EEPROM Datasheet Rev.1.3 General Description The P25C128F is Serial Peripheral Interface (SPI) compatible EEPROM (

(46 views)