http://www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf





Alliance Semiconductor Corporation
Alliance Semiconductor Corporation

ASM3P2508A Datasheet Preview

ASM3P2508A Datasheet

Peak EMI Reducing Solution

No Preview Available !

ASM3P2508A pdf
February 2005
wwrwe.Dvat1aS.3heet4U.com
ASM3P2508A
Peak EMI Reducing Solution
Features
Generates an EMI optimized clocking signal at
output.
Input frequency – 14.31818 MHz.
Frequency outputs:
o 120 MHz (modulated) - default.
o 72 MHz (modulated) or 48 MHz
(modulated) selectable via I2C
± 1% Centre spread.
Modulation rate: 40 KHz.
Byte Write via I2C
Supply voltage range 3.3V ± 0.3V.
Available in 8-pin SOIC Package.
Available in Commercial and Industrial
Temperature ranges.
Product Description
The ASM3P2508A is a versatile spread spectrum
frequency modulator. The ASM3P2508A reduces
electromagnetic interference (EMI) at the clock source.
The ASM3P2508A allows significant system cost savings
by reducing the number of circuit board layers and
shielding that are required to pass EMI regulations. The
ASM3P2508A modulates the output of PLL in order to
spread the bandwidth of a synthesized clock, thereby
decreasing the peak amplitudes of its harmonics. This
results in significantly lower system EMI compared to the
typical narrow band signal produced by oscillators and
most clock generators. Lowering EMI by increasing a
signal’s bandwidth is called spread spectrum clock
generation.
The ASM3P2508A has a feature to power down the
72MHz/48MHz output by writing data into specific
registers in the device via I2C. By writing a ‘0’ into bit 1 of
Byte 0, the PLL block generating 72 MHz / 48MHz can be
powered down. Writing ‘0’ into bit ‘7’ of Byte 1 selects an
output of 72 MHz on FOUT2CLK while a ‘1’ at the same
location selects a 48 MHz clock output. However, the I2C
block, crystal oscillator, and the PLL block generating
120MHz would be always running.
Block Diagram
VDD
XIN
XOUT
SCL
SDA
Crystal
Oscillator
I2C
Interface
PLL 1
PLL 2
FOUT1CLK
(120 MHz)
FOUT2CLK
(72 MHz / 48 MHz)
VSS
Alliance Semiconductor
2575 Augustine Drive Santa Clara CA Tel: 408-855-4900 Fax: 408-855-4999 www.alsc.com



Alliance Semiconductor Corporation
Alliance Semiconductor Corporation

ASM3P2508A Datasheet Preview

ASM3P2508A Datasheet

Peak EMI Reducing Solution

No Preview Available !

ASM3P2508A pdf
February 2005
wwrwe.Dvat1aS.3heet4U.com
Pin Configuration
ASM3P2508A
XIN 1
8 VSS
XOUT 2
7 SCL
ASM3P2508A
VDD 3
6 SDA
FOUT1CLK 4
5 FOUT2CLK
Pin Description
Pin Name
XIN
XOUT
VDD
FOUT1CLK
FOUT2CLK
SDA
SCL
VSS
Type
I
O
P
O
O
I/O
I
P
Description
Connection to crystal
Connection to crystal
Power supply for the analog and digital blocks
Clock output-1 (120 MHz) - default
Clock output-2 ( 72 MHz / 48 MHz)
I2C Data
I2C Clock
Ground to entire chip
Peak EMI Reducing Solution
2 of 11


Part Number ASM3P2508A
Description Peak EMI Reducing Solution
Maker Alliance Semiconductor Corporation
Total Page 11 Pages
PDF Download
ASM3P2508A pdf
Download PDF File
ASM3P2508A pdf
View for Mobile



Buy Electronic Components




Related Datasheet

1 ASM3P2508A Peak EMI Reducing Solution Alliance Semiconductor Corporation
Alliance Semiconductor Corporation
ASM3P2508A pdf
2 ASM3P2508SP Clock Synthesizer and Frequency Generator Alliance Semiconductor Corporation
Alliance Semiconductor Corporation
ASM3P2508SP pdf






Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components