Datasheet4U Logo Datasheet4U.com

DF101 - CMOS Gate Array

General Description

DF10x is a family of static, master-slave D flip-flops.

SET is asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

📥 Download Datasheet

Datasheet Details

Part number DF101
Manufacturer AMI
File Size 40.28 KB
Description CMOS Gate Array
Datasheet download datasheet DF101 Datasheet

Full PDF Text Transcription for DF101 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DF101. For precise diagrams, and layout, please refer to the original PDF.

Core Logic ')[ ® $0,+*  PLFURQ &026 *DWH $UUD Description DF10x is a family of static, master-slave D flip-flops. SET is asynchronous and active low. Outputs are bu...

View more extracted text
slave D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol Truth Table DF10x DSQ C Q SN D C Q QN L XXH L HL ↑ LH HH ↑H L H X L NC NC NC = No Change HDL Syntax Verilog...................DF10x inst_name (Q, QN, C, D, SN); VHDL...................... inst_name: DF10x port map (Q, QN, C, D, SN); Pin Loading Pin Name D C SN DF101 1.0 1.0 2.1 Equivalent Loads DF102 DF104 1.0 1.0 1.0 1.0 2.1 3.2 DF106 1.0 1.0 3.2 Size And Power Characteristics Cell Equivalent Gates Power Characteristicsa Static IDD (TJ = 85°C) (nA) EQLpd (Eq-load) DF101 8.0 TBD 17.8 D