Datasheet4U Logo Datasheet4U.com

DF421 - CMOS Gate Array

General Description

DF42x is a family of static, master-slave, multiplexed scan D flip-flops.

SET and RESET are asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

📥 Download Datasheet

Datasheet Details

Part number DF421
Manufacturer AMI
File Size 49.59 KB
Description CMOS Gate Array
Datasheet download datasheet DF421 Datasheet

Full PDF Text Transcription for DF421 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DF421. For precise diagrams, and layout, please refer to the original PDF.

')[ ® $0,+*  PLFURQ &026 *DWH $UUD Description DF42x is a family of static, master-slave, multiplexed scan D flip-flops. SET and RESET are asynchronous and active l...

View more extracted text
iplexed scan D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol DF42x DS C SD SE R Q Q Truth Table C D RN SD SE SN Q QN ↑HHX LHHL ↑ L HX L H L H ↑ XHHHHH L ↑ XH L HH L H XX L XXH L H XXHXX L H L X X L X X L IL IL L X H X X H NC NC NC = No Change IL = Illegal Condition Core Logic HDL Syntax Verilog .................... DF421x inst_name (Q, QN, C, D, RN, SD, SE, SN); VHDL...................... inst_name: DF421x port map (Q, QN, C, D, RN, SD, SE, SN); Pin Loading Pin Name C D RN SD SE SN DF421 1.0 1.0 2.1 1.0 2.1 2.1 Equivalent Loads

More Datasheets from AMI

Part Number Description
DF422 CMOS Gate Array
DF424 CMOS Gate Array
DF426 CMOS Gate Array
DF401 CMOS Gate Array
DF402 CMOS Gate Array
DF404 CMOS Gate Array
DF406 CMOS Gate Array
DF411 CMOS Gate Array
DF412 CMOS Gate Array
DF414 CMOS Gate Array