54SXxx controller equivalent, general purpose sdram controller.
This is the system clock. The controller can transfer data at this rate during bursts. This is a reset signal. Assertion of this signal causes the SDRAM to be initialized. A pulse on this signal causes the Controller to prepare the SDRAM for a cycle.
Image gallery
TAGS
Download (Size : 92.55KB)