Datasheet4U Logo Datasheet4U.com

UT54ACS109E - Dual J-K Flip-Flops

Description

The UT54ACS109E is a dual J-K positive triggered flip-flop.

A low level at the preset or clear inputs sets or resets the outputs regardless of the other input levels.

Features

  • 0.6μm CRH CMOS Process - Latchup immune.
  • High speed.
  • Low power consumption.
  • Wide operating power supply of 3.0V to 5.5V.
  • Available QML Q or V processes.
  • 16-lead flatpack.

📥 Download Datasheet

Datasheet Details

Part number UT54ACS109E
Manufacturer Aeroflex Circuit Technology
File Size 137.00 KB
Description Dual J-K Flip-Flops
Datasheet download datasheet UT54ACS109E Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
UT54ACS10 triple three-input NAND gates ETC
UT54ACS11 triple three-input AND gates ETC
UT54ACS132 Radiation-Hardened Quadruple 2-Input NAND Schmitt Triggers Aeroflex Microelectronic Solutions
UT54ACS132 Radiation-Hardened Quadruple 2-Input NAND Schmitt Triggers ETC
UT54ACS138 3-Line to 8-Line Decoders/Demultiplexers ETC

Other Datasheets by Aeroflex Circuit Technology

Part Number Description
UT54ACS109 Radiation-Hardened Dual J-K Flip-Flops
UT54ACS10 Triple 3-Input NAND Gates
UT54ACS11 Triple 3-Input AND Gates
UT54ACS132 Quadruple 2-Input NAND Schmitt Triggers
UT54ACS132E Quadruple 2-Input NAND Schmitt Triggers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UT54ACS109E Dual J-K Flip-Flops Septenber 2010 www.aeroflex.com/Logic FEATURES • 0.6μm CRH CMOS Process - Latchup immune • High speed • Low power consumption • Wide operating power supply of 3.0V to 5.5V • Available QML Q or V processes • 16-lead flatpack DESCRIPTION The UT54ACS109E is a dual J-K positive triggered flip-flop. A low level at the preset or clear inputs sets or resets the outputs regardless of the other input levels. When preset and clear are inactive (high), data at the J and K input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the J and K input can be changed without affecting the levels at the outputs.
Published: |