UT8SF2M32 - 64Megabit Flow-thru SSRAM

Product Overview

Aeroflex Circuit Technology

Part number	UT8SF2M32
Manufacturer	Aeroflex Circuit Technology
File Size	351.05 KB
Description	64Megabit Flow-thru SSRAM
Datasheet	UT8SF2M32 Datasheet
Additional preview pages of the UT8SF2M32 datasheet.

Chip Enable 0, Input, Active LOW: Sampled on the rising edge of CLK.

Used in conjunction with CS1 and CS2 to select or deselect the device.

Chip Enable 1 Input, Active HIGH: Sampled on the rising edge of CLK.

 Synchronous SRAM organized as 2Meg words x 32bit  Continuous Data Transfer (CDT) architecture eliminates wait states between read and write operations  Supports 40MHz to 80MHz bus operations  Internally self-timed output buffer control eliminates the need for synchronous output enable  Registered inputs for flow-thru operations  Single 2.5V to 3.3V supply  Clock-to-output times - Clk to Q = 12ns  Clock Enable (CEN) pin to enable clock and suspend operation  Synchronous self-timed write.

📁 Similar Datasheet

Other Datasheets by Aeroflex Circuit Technology

Published: Oct 4, 2016 |