Synchronous SRAM organized as 2Meg words x 48bit Continuous Data Transfer (CDT) architecture eliminates
wait states between read and write operations Supports 40MHz.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download