| Part number | AS4C1M16S-I, AS4C1M16S-C |
|---|---|
| Manufacturer | Alliance Memory |
| File Size | 923.41 KB |
| Description | 1M x 16 bit Synchronous DRAM |
| Datasheet |
 AS4C1M16S-C-AllianceMemory.pdf
|
| Note |
This datasheet PDF includes multiple part numbers: AS4C1M16S-I, AS4C1M16S-C. Please refer to the document for exact specifications by model. |
Symbol CLK Type Input CKE Input A11 A0-A10 Input Input CS# Input RAS# Input CAS# Input WE# Input LDQM, UDQM Input AS4C1M16S-C&I Table 3. Pin Details Description Clock: CLK is driven by the system clock.All SDRAM input signals are sampled on the positive edge of CLK.CLK also increments the internal burst counter and controls the output registers.Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal.If CKE goes low synchronously with clock (set-up and hold ti
📁 AS4C1M16S-I Similar Datasheet
