Datasheet4U Logo Datasheet4U.com

AS4C256M16D3LB-12BIN 4Gb DRAM

AS4C256M16D3LB-12BIN Description

AS4C256M16D3LB-12BIN AS4C256M16D3LB-12BCN Revision History 4Gb AS4C256M16D3LB - 12BIN/BCN 96 ball FBGA PACKAGE Revision Rev 1.0 Rev 1.1 Details Pre.
Pin CK, CK CKE CS ODT RAS, CAS, WE DM (DMU), (DML) Type Input Input Input Input Input Input Function Clock : CK and CK are differential clock input.

AS4C256M16D3LB-12BIN Features

* - Double-data-rate architecture; two data transfers per clock cycle - The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture - Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver - DQS is edge-alig

📥 Download Datasheet

Preview of AS4C256M16D3LB-12BIN PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • AS4C1024 - 1M x 1 DRAM (Austin Semiconductor)
  • AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)
  • AS4C1259883C - 256K x 1 DRAM (Austin Semiconductor)
  • AS4C1M16S - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C1M16S-C - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C1M16S-I - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C4067 - 64K x 4 DRAM (Austin Semiconductor)
  • AS4C4256 - (Austin Semiconductor)

📌 All Tags

4Gb DRAM Alliance Semiconductor
Alliance Semiconductor AS4C256M16D3LB-12BIN-like datasheet