AS7C332MNTD18A sram equivalent, 3.3v 2m x 18 pipelined sram.
* Organization: 2,097,152 words × 18 bits
* NTD™ architecture for efficient bus operation
* Fast clock speeds to 200 MHz
* Fast clock to data access: 3.2/.
requiring random access or read-modify-write operations. NTD™ devices use the memory bus more efficiently by introducing.
Image gallery
Download