Datasheet4U Logo Datasheet4U.com

AS7C3364PFD36B - (AS7C3364PFD32B / AS7C3364PFD36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM

This page provides the datasheet information for the AS7C3364PFD36B, a member of the AS7C3364PFD32B (AS7C3364PFD32B / AS7C3364PFD36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM family.

Datasheet Summary

Description

The AS7C3364PFD32B and AS7C3364PFD36B are high-performance CMOS 2-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 65,536 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.

Features

  • Organization: 65,536 words × 32 or 36 bits.
  • Fast clock speeds to 200 MHz.
  • Fast clock to data access: 3.0/3.5/4.0 ns.
  • Fast OE access time: 3.0/3.5/4.0 ns.
  • Fully synchronous register-to-register operation.
  • Double-cycle deselect.
  • Asynchronous output enable control.
  • Available in 100-pin TQFP package www. DataSheet4U. com.
  • Linear or interleaved burst control In.

📥 Download Datasheet

Datasheet preview – AS7C3364PFD36B

Datasheet Details

Part number AS7C3364PFD36B
Manufacturer Alliance Semiconductor Corporation
File Size 595.03 KB
Description (AS7C3364PFD32B / AS7C3364PFD36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
Datasheet download datasheet AS7C3364PFD36B Datasheet
Additional preview pages of the AS7C3364PFD36B datasheet.

📁 Similar Datasheet

  • AS7C33128NTD32A - 3.3V 128K X 32/36 SRAM (Alliance Semiconductor)
  • AS7C33128NTD36A - 3.3V 128K X 32/36 SRAM (Alliance Semiconductor)
  • AS7C33256NTD16A - 3.3V 256K X 16/18 SRAM (Alliance Semiconductor)
  • AS7C33256NTD18A - 3.3V 256K X 16/18 SRAM (Alliance Semiconductor)
  • AS7C31024 - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31024A - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31025 - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31025C - 3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31026 - 5V/3.3V 64K x 16 CMOS SRAM (Alliance Semiconductor)
  • AS7C31026B - 3.3V 64K x 16 CMOS SRAM (Alliance Semiconductor)
Other Datasheets by Alliance Semiconductor Corporation
  • AS7C3364PFD32B - (AS7C3364PFD32B / AS7C3364PFD36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
  • AS7C3364PFS32A - (AS7C3364PFS32A / AS7C3364PFS36A) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
  • AS7C3364PFS32B - (AS7C3364PFS32B / AS7C3364PFS36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
  • AS7C3364PFS36A - (AS7C3364PFS32A / AS7C3364PFS36A) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
  • AS7C3364PFS36B - (AS7C3364PFS32B / AS7C3364PFS36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
  • AS7C3364FT32B - (AS7C3364FT32B / AS7C3364FT36B) 3.3V 64K x 32/36 Flow Through Synchronous SRAM
  • AS7C3364NTD32B - (AS7C3364NTD32B / AS7C3364NTD36B) 3.3V 64K x 32/36 Pipelined SRAM
  • AS7C3364NTD36B - (AS7C3364NTD32B / AS7C3364NTD36B) 3.3V 64K x 32/36 Pipelined SRAM

Full PDF Text Transcription

Click to expand full text
February 2005 ® AS7C3364PFD32B AS7C3364PFD36B 3.3V 64K X 32/36 pipeline burst synchronous SRAM Features • Organization: 65,536 words × 32 or 36 bits • Fast clock speeds to 200 MHz • Fast clock to data access: 3.0/3.5/4.0 ns • Fast OE access time: 3.0/3.5/4.0 ns • Fully synchronous register-to-register operation • Double-cycle deselect • Asynchronous output enable control • Available in 100-pin TQFP package www.DataSheet4U.com • • • • • • • Linear or interleaved burst control Individual byte write and global write Snooze mode for reduced power-standby Common data inputs and data outputs Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.
Published: |