Datasheet4U Logo Datasheet4U.com

EPF8820A - Programmable Logic

Download the EPF8820A datasheet PDF. This datasheet also covers the FLEX8000 variant, as both devices belong to the same programmable logic family and are provided as variant models within a single manufacturer datasheet.

Description

Altera’s Flexible Logic Element MatriX (FLEX®) family combines the benefits of both erasable programmable logic devices (EPLDs) and fieldprogrammable gate arrays (FPGAs).

Features

  • Low-cost, high-density, register-rich CMOS programmable logic device (PLD) family (see Table 1).
  • 2,500 to 16,000 usable gates.
  • 282 to 1,500 registers.
  • System-level features.
  • In-circuit reconfigurability (ICR) via external configuration devices or intelligent controller.
  • Fully compliant with the peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 5.0-V operation.
  • Built-in Joint Te.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (FLEX8000-Altera.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number EPF8820A
Manufacturer Altera
File Size 859.68 KB
Description Programmable Logic
Datasheet download datasheet EPF8820A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EPF8016 High Speed LAN Interface Module ETC
EPF8105S 10/100Base-TX Module PCA ELECTRONICS
EPF8106S 10/100 LAN Interface Module PCA ELECTRONICS
EPF8119S 10/100Base-TX Interface Module PCA ELECTRONICS
EPF8119S-RC 10/100Base-TX Interface Module PCA ELECTRONICS

Other Datasheets by Altera

Part Number Description
EPF81188A Programmable Logic
EPF81500A Programmable Logic
EPF8282A Programmable Logic
EPF8282AV Programmable Logic
EPF8452A Programmable Logic

Full PDF Text Transcription

Click to expand full text
January 2003, ver. 11.1 ® FLEX 8000 Programmable Logic Device Family Data Sheet 1 Features... ■ Low-cost, high-density, register-rich CMOS programmable logic device (PLD) family (see Table 1) – 2,500 to 16,000 usable gates – 282 to 1,500 registers ■ System-level features – In-circuit reconfigurability (ICR) via external configuration devices or intelligent controller – Fully compliant with the peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 5.0-V operation – Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990 on selected devices – MultiVoltTM I/O interface enabling device core to run at 5.0 V, while I/O pins are compatible with 5.0-V and 3.
Published: |