Datasheet4U Logo Datasheet4U.com

AD7626 - PulSAR Differential ADC

Description

The AD7626 is a 16-bit, 10 MSPS, charge redistribution successive approximation register (SAR) based architecture analog-to-digital converter (ADC).

SAR architecture allows unmatched performance both in noise (91.5 dB SNR) and in linearity (±0.45 LSB INL).

Features

  • Throughput: 10 MSPS SNR: 91.5 dB 16-bit no missing codes INL: ±0.45 LSB DNL: ±0.35 LSB Power dissipation: 136mW 32-lead LFCSP (5 mm × 5 mm) SAR architecture No latency/no pipeline delay 16-bit resolution with no missing codes Zero error: ±1LSB Differential input range: ±4.096 V Serial LVDS interface Self-clocked mode Echoed-clock mode LVDS or CMOS option for conversion control (CNV signal) Reference options Internal: 4.096 V External (1.2 V) buffered to 4.096 V External: 4.096 V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD7216N2L AC-DC / External Freestanding Adapter Emerson
AD7315 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7318 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7325 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7328 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited

Other Datasheets by Analog Devices

Part Number Description
AD7621 3 MSPS PulSAR ADC
AD7622 2 MSPS PulSAR ADC
AD7623 1.33 MSPS PulSAR ADC
AD7625 6MSPS PulSAR Differential ADC
AD7628 CMOS Dual 8-Bit Buffered Multiplying DAC

Full PDF Text Transcription

Click to expand full text
16-Bit, 10 MSPS, PulSAR Differential ADC AD7626 FEATURES Throughput: 10 MSPS SNR: 91.5 dB 16-bit no missing codes INL: ±0.45 LSB DNL: ±0.35 LSB Power dissipation: 136mW 32-lead LFCSP (5 mm × 5 mm) SAR architecture No latency/no pipeline delay 16-bit resolution with no missing codes Zero error: ±1LSB Differential input range: ±4.096 V Serial LVDS interface Self-clocked mode Echoed-clock mode LVDS or CMOS option for conversion control (CNV signal) Reference options Internal: 4.096 V External (1.2 V) buffered to 4.096 V External: 4.096 V FUNCTIONAL BLOCK DIAGRAM REFIN REF VCM 1.2V BAND GAP IN+ IN– CAP DAC VIO LOGIC CNV+, CNV– D+, D– CLK+, CLK– 07648-001 ÷2 CLOCK AD7626 SAR SERIAL LVDS DCO+, DCO– Figure 1.
Published: |