The AD9553 is a phase-locked loop (PLL) based clock translator designed to address the needs of passive optical networks (PON) and base stations.
The device employs an integer-N PLL to accommodate the applicable frequency translation requirements.
Key Features
Input frequencies from 8 kHz to 710 MHz Output frequencies up to 810 MHz LVPECL and LVDS (up to
200 MHz for CMOS output) Preset pin-programmable frequency translation ratios cover
popular wireline and wireless frequency.
Full PDF Text Transcription for AD9553 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
AD9553. For precise diagrams, and layout, please refer to the original PDF.
Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet AD9553 FEATURES Input frequencies from 8 kHz to 710 MHz Output frequencies up to 810 MHz ...
View more extracted text
ut frequencies from 8 kHz to 710 MHz Output frequencies up to 810 MHz LVPECL and LVDS (up to 200 MHz for CMOS output) Preset pin-programmable frequency translation ratios cover popular wireline and wireless frequency applications, including xDSL, T1/E1, BITS, SONET, and Ethernet Arbitrary frequency translation ratios via SPI port On-chip VCO Accepts a crystal resonator for holdover applications Two single-ended (or one differential) reference input(s) Two output clocks (independently programmable as LVDS, LVPECL, or CMOS) SPI-compatible, 3-wire programming interface Single supply (3.
AD9553 Datasheet
