* KEY FEATURES
* PROCESSOR CORE 50 MIPS, 20 ns instruction rate, single-cycle instruction execution 120 MFLOPS peak, 80 MFLOPS sustained performance Commercial Grade SHARC DSP Microcomputer ADSP-21061/ADSP-21061L Dual data address generators with modulo and bit-reverse addressing Efficient prog
ADSP-21061 Datasheet (865.10 KB)
ADSP-21061
865.10 KB
Commercial grade sharc dsp microcomputer.
a SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses f.
📁 Related Datasheet
ADSP-21060 SHARC Processor (ANALOG DEVICES)
ADSP-21060C SHARC Processor (ANALOG DEVICES)
ADSP-21060L SHARC Processor (ANALOG DEVICES)
ADSP-21060LC SHARC Processor (ANALOG DEVICES)
ADSP-21061L Commercial Grade SHARC DSP Microcomputer (Analog Devices)
ADSP-21062 SHARC Processor (ANALOG DEVICES)
ADSP-21062L SHARC Processor (ANALOG DEVICES)
ADSP-21065L DSP Microcomputer (Analog Devices)
ADSP-2100A DSP Microcomputers (Analog Devices)
ADSP-2101 DSP Microcomputers (Analog Devices)
