Datasheet4U Logo Datasheet4U.com

PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR

This page provides the datasheet information for the PLL1706, a member of the PLL1706_Burr 3.3-V DUAL PLL MULTICLOCK GENERATOR family.

Datasheet Summary

Description

The PLL1705† and PLL1706† are low cost, phase-locked loop (PLL) multiclock generators.

The PLL1705 and PLL1706 can generate four system clocks from a 27-MHz reference input frequency.

Features

  • D 27-MHz Master Clock Input D Generated Audio System Clock: www. DataSheet4U. com.
  • SCKO0: 768 fS (fS = 44.1 kHz).
  • SCKO1: 384 fS, 768 fS (fS = 44.1 kHz).
  • SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz).
  • SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz).

📥 Download Datasheet

Datasheet preview – PLL1706

Datasheet Details

Part number PLL1706
Manufacturer Burr-Brown
File Size 201.15 KB
Description 3.3-V DUAL PLL MULTICLOCK GENERATOR
Datasheet download datasheet PLL1706 Datasheet
Additional preview pages of the PLL1706 datasheet.

📁 Similar Datasheet

  • PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
  • PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)
  • PLL1720A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
  • PLL102-109 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
Other Datasheets by Burr-Brown
  • PLL1700 - MULTI-CLOCK GENERATOR
  • PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR
  • PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR

Full PDF Text Transcription

Click to expand full text
PLL1705 PLL1706 SLES046A – AUGUST 2002 – REVISED SEPTEMBER 2002 3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES D 27-MHz Master Clock Input D Generated Audio System Clock: www.DataSheet4U.com – SCKO0: 768 fS (fS = 44.1 kHz) – SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) – SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) – SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) APPLICATIONS D DVD Players D DVD Add-On Cards for Multimedia PCs D Digital HDTV Systems D Set-Top Boxes DESCRIPTION The PLL1705† and PLL1706† are low cost, phase-locked loop (PLL) multiclock generators. The PLL1705 and PLL1706 can generate four system clocks from a 27-MHz reference input frequency.
Published: |