Datasheet4U Logo Datasheet4U.com

PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR

Download the PLL1707 datasheet PDF. This datasheet also covers the PLL1707_Burr variant, as both devices belong to the same 3.3 v dual pll multiclock generator family and are provided as variant models within a single manufacturer datasheet.

General Description

The PLL1707† and PLL1708† are low cost, phase-locked loop (PLL) multiclock generators.

The PLL1707 and PLL1708 can generate four system clocks from a 27-MHz reference input frequency.

Key Features

  • D 27-MHz Master Clock Input D Generated Audio System Clock (PLL1707):.
  • SCKO0: 768 fS (fS = 44.1 kHz).
  • SCKO1: 768 fS, 512 fS (fS = 48 kHz).
  • SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz).
  • SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Generated Audio System Clock (PLL1708):.
  • SCKO0: 768 fS (fS = 44.1 kHz).
  • SCKO1: 768 fS, 512 fS, 384 fS, 256 fS (fS = 48 kHz).
  • SCKO2: 256 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (PLL1707_Burr-Brown.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
PLL1707-Q1 3.3-V DUAL-PLL MULTICLOCK GENERATOR Texas Instruments
PLL1708 3.3 V DUAL PLL MULTICLOCK GENERATOR Burr-Brown Corporation
PLL1720A PHASE LOCKED LOOP Z-Communications
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL102-03 Low Skew Output Buffer PhaseLink Corporation

Other Datasheets by Burr-Brown (Texas Instruments)

Part Number Description
PLL1700 MULTI-CLOCK GENERATOR
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PLL1707 PLL1708 SLES065 – DECEMBER 2002 3.3ĆV DUAL PLL MULTICLOCK GENERATOR FEATURES D 27-MHz Master Clock Input D Generated Audio System Clock (PLL1707): – SCKO0: 768 fS (fS = 44.1 kHz) – SCKO1: 768 fS, 512 fS (fS = 48 kHz) – SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) – SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Generated Audio System Clock (PLL1708): – SCKO0: 768 fS (fS = 44.1 kHz) – SCKO1: 768 fS, 512 fS, 384 fS, 256 fS (fS = 48 kHz) – SCKO2: 256 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz) – SCKO3: 384 fS (fS = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitter: 50 ps (Typical) Multiple Sampling Frequencies (PLL1707): – fS = 32, 44.1, 48, 64, 88.2, 96 kHz Multiple Sampling Frequencies (PLL1708): – fS = 16, 22.