Datasheet4U Logo Datasheet4U.com

CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture

Description

The CY7C1370CV25 and CY7C1372CV25 are 2.5V, 512K x 36 and 1M x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL) logic, respectively.

They are designed to support unlimited true back-to-back Read/Write operations with no wait states.

Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 250-MHz bus operations with zero wait states.
  • Available speed grades are 250, 225, 200 and 167 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte Write capability.
  • Single 2.5V power supply.
  • Fast clock-to-output times.
  • 2.6 ns (for 250-MHz device).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1370B (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM Cypress Semiconductor
CY7C1370DV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor
CY7C1370KV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor
CY7C1370KV33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor
CY7C1370KVE33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370D 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
CY7C1371C 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1371S 18-Mbit (512K x 36) Flow-Through SRAM
CY7C1372C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1370CV25 CY7C1372CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states — Available speed grades are 250, 225, 200 and 167 MHz • Internally self-timed output buffer control to eliminate the need to use asynchronous OE • Fully registered (inputs and outputs) for pipelined operation • Byte Write capability • Single 2.5V power supply • Fast clock-to-output times — 2.6 ns (for 250-MHz device) — 2.8 ns (for 225-MHz device) — 3.0 ns (for 200-MHz device) — 3.4 ns (for 167-MHz device) • Clock Enable (CEN) pin to suspend operation • Synchronous self-timed writes • Available in 100 TQFP, 119 BGA, and 165 fBGA packages • IEEE 1149.
Published: |