Datasheet4U Logo Datasheet4U.com

CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture

Key Features

  • Separate independent read and write data ports.
  • Supports concurrent transactions.
  • 450 MHz clock for high bandwidth.
  • Four-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz.
  • Available in 2.0 clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high speed sys.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C225 512 x 8 Registered PROM Cypress
CY7C277 32K x 8 Reprogrammable Registered PROM Cypress
CY7C008 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C008V 3.3V 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009 64K/128K x 8/9 Dual-Port Static RAM Cypress

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY7C225A 512 x 8 Registered PROM
CY7C2262XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C2263KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C2263XV18 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C2264XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C2245KV18 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features ■ Separate independent read and write data ports ❐ Supports concurrent transactions ■ 450 MHz clock for high bandwidth ■ Four-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz ■ Available in 2.