Datasheet4U Logo Datasheet4U.com

CY7C1248KV18 - 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

Features

  • 36-Mbit density (2M × 18, 1M × 36).
  • 450 MHz clock for high bandwidth.
  • Two-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz.
  • Available in 2.0 clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high speed systems.
  • Data valid pin (QVLD) to indicate valid data on the output.
  • Synch.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C12411KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1241KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1241V18 - 36-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C12431KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1243KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1243V18 - 36-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C12451KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1245KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1248KV18/CY7C1250KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Features ■ 36-Mbit density (2M × 18, 1M × 36) ■ 450 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz ■ Available in 2.0 clock cycle latency ■ Two input clocks (K and K) for precise DDR timing ❐ SRAM uses rising edges only ■ Echo clocks (CQ and CQ) simplify data capture in high speed systems ■ Data valid pin (QVLD) to indicate valid data on the output ■ Synchronous internally self-timed writes ■ DDR II+ operates with 2.
Published: |