* 36-Mbit density (2M × 18, 1M × 36)
* 450 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz
* Available in 2.0 clock cycle latency
* Two input clocks (K and K) for pre
CY7C1248KV18 Datasheet (1.17 MB)
CY7C1248KV18
Cypress Semiconductor
1.17 MB
36-mbit ddr ii+ sram two-word burst architecture.
CY7C1248KV18/CY7C1250KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture .
📁 Related Datasheet
CY7C12411KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1241KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1241V18 36-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C12431KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1243KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1243V18 36-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C12451KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1245KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1212F 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1212H 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
TAGS
Image Gallery
