* 36-Mbit density (2 M × 18, 1 M × 36)
* 550 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz
* Available in 2.5 clock cycle latency
* Two input clocks (K and K) for
CY7C1270KV18 Datasheet (622.44 KB)
CY7C1270KV18
Cypress Semiconductor
622.44 KB
36-mbit ddr ii+ sram two-word burst architecture.
CY7C1268KV18/CY7C1270KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture .
📁 Related Datasheet
CY7C12701KV18 1.8 V synchronous pipelined SRAM (Cypress Semiconductor)
CY7C1276V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)
CY7C12771KV18 1.8 V synchronous pipelined SRAM (Cypress Semiconductor)
CY7C1212F 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1212H 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1214F 1-Mb (32K x 32) Flow-Through Sync SRAM (Cypress Semiconductor)
CY7C1214H 1-Mbit (32K x 32) Flow-Through Sync SRAM (Cypress Semiconductor)
CY7C1215F 1-Mb (32K x 32) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1215H 1-Mbit (32K x 32) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1217F 1-Mbit (32K x 36) Flow-Through Sync SRAM (Cypress Semiconductor)
TAGS
Image Gallery
