CY7C1311KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture

Product Overview

Cypress Semiconductor

Part number	CY7C1311KV18
Manufacturer	Cypress Semiconductor
File Size	657.31 KB
Description	18-Mbit QDR II SRAM Four-Word Burst Architecture
Datasheet	CY7C1311KV18 Datasheet
Additional preview pages of the CY7C1311KV18 datasheet.

Separate independent read and write data ports.
Supports concurrent transactions.
333-MHz clock for high bandwidth.
Four-word burst for reducing address bus frequency.
Double data rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Two Input Clocks for Output Data (C and C) to minimize Clock skew and flight time mismatches.
Echo cl.

📁 Similar Datasheet

CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Mar 14, 2017 |