* Pin-compatible and functionally equivalent to Zero Bus Turnaround (ZBT™)
* Supports 250-MHz bus operations with zero wait states
* Available speed grades are 250, 200, and 167 MHz
* Internally self-timed output buffer control to eliminate the need to use asynchronous OE
* Fully
CY7C1460KVE33 Datasheet (1.32 MB)
CY7C1460KVE33
Cypress Semiconductor
1.32 MB
36-mbit (1m x 36/2m x 18) pipelined sram.
CY7C1460KV33 CY7C1460KVE33 CY7C1462KVE33 36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC) 36-Mbit (1M × 36/2M × 18) Pipeli.
📁 Related Datasheet
CY7C1460KVE25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1460KV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1460KV33 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1460AV25 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM (Cypress Semiconductor)
CY7C1460AV33 36-Mbit Pipelined SRAM (Cypress Semiconductor)
CY7C1460BV25 36-Mbit (1 M x 36/2 M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1460SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
CY7C146 2K x 8 Dual-Port Static RAM (Cypress Semiconductor)
CY7C1461AV25 Flow-Through SRAM (Cypress Semiconductor)
CY7C1461AV33 Flow-Through SRAM (Cypress Semiconductor)
