Datasheet4U Logo Datasheet4U.com

CY7C1464AV25 - 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM

Download the CY7C1464AV25 datasheet PDF. This datasheet also covers the CY7C1460AV25 variant, as both devices belong to the same 36-mbit (1m x 36/2m x 18/512k x 72) pipelined sram family and are provided as variant models within a single manufacturer datasheet.

Description

SRAMs with No Bus Latency™ (NoBL™) logic, respectively.

Read/Write operations with no wait states.

Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 250-MHz bus operations with zero wait states.
  • Available speed grades are 250, 200 and 167 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte Write capability.
  • 2.5V core power supply.
  • 2.5V/1.8V I/O power supply.
  • Fast clock-to-output times.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C1460AV25_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription

Click to expand full text
CY7C1460AV25 CY7C1462AV25 CY7C1464AV25 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states — Available speed grades are 250, 200 and 167 MHz • Internally self-timed output buffer control to eliminate the need to use asynchronous OE • Fully registered (inputs and outputs) for pipelined operation • Byte Write capability • 2.5V core power supply • 2.5V/1.8V I/O power supply • Fast clock-to-output times — 2.6 ns (for 250-MHz device) • Clock Enable (CEN) pin to suspend operation • Synchronous self-timed writes • CY7C1460AV25, CY7C1462AV25 available in JEDEC-standard lead-free 100-pin TQFP package, lead-free and non-lead-free 165-ball FBGA package.
Published: |