Datasheet4U Logo Datasheet4U.com

CY7C1464AV33 - (CY7C146xAV33) 36-Mbit Pipelined SRAM

This page provides the datasheet information for the CY7C1464AV33, a member of the CY7C1460AV33 (CY7C146xAV33) 36-Mbit Pipelined SRAM family.

Datasheet Summary

Description

The CY7C1460AV33/CY7C1462AV33 are 3.3 V, 1M × 36/2M × 18 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL logic, respectively.

They are designed to support unlimited true back-to-back read/write operations with no wait states.

Features

  • Pin compatible and functionally equivalent to ZBT.
  • Supports 250 MHz bus operations with zero wait states.
  • Available speed grades are 250, 200 and 167 MHz.
  • Internally self timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte write capability.
  • 3.3 V power supply.
  • 3.3 V/2.5 V I/O power supply.
  • Fast clock-to-output times.
  • 2.6 ns (for 250 MHz device).
  • Clock.

📥 Download Datasheet

Datasheet preview – CY7C1464AV33

Datasheet Details

Part number CY7C1464AV33
Manufacturer Cypress Semiconductor
File Size 833.98 KB
Description (CY7C146xAV33) 36-Mbit Pipelined SRAM
Datasheet download datasheet CY7C1464AV33 Datasheet
Additional preview pages of the CY7C1464AV33 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1460AV33 CY7C1462AV33 36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture 36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture Features ■ Pin compatible and functionally equivalent to ZBT ■ Supports 250 MHz bus operations with zero wait states ❐ Available speed grades are 250, 200 and 167 MHz ■ Internally self timed output buffer control to eliminate the need to use asynchronous OE ■ Fully registered (inputs and outputs) for pipelined operation ■ Byte write capability ■ 3.3 V power supply ■ 3.3 V/2.5 V I/O power supply ■ Fast clock-to-output times ❐ 2.6 ns (for 250 MHz device) ■ Clock enable (CEN) pin to suspend operation ■ Synchronous self timed writes ■ CY7C1460AV33 available in JEDEC-standard Pb-free 100-pin TQFP and non Pb-free 165-ball FBGA package.
Published: |