CY7C1512KV18 Datasheet - Cypress Semiconductor

72-Mbit QDR II SRAM Two-Word Burst Architecture

* Separate independent read and write data ports

* Supports concurrent transactions

* 350 MHz clock for high bandwidth

* Two-word burst on all accesses

* Double data rate (DDR) interfaces on both read and write ports (data transferred at 700 MHz) at 350 MHz

* Two input clocks

CY7C1512KV18

Cypress Semiconductor

620.47 KB

72-mbit qdr ii sram two-word burst architecture.

📁 Related Datasheet

CY7C1512 64K x 8 Static RAM (Cypress Semiconductor)

CY7C1512AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1512V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1510V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1511AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511JV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511KV18 (CY7C15xxKV18) 72-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511V18 (CY7C15xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1513AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

TAGS

Image Gallery