Datasheet4U Logo Datasheet4U.com

CY7C1521KV18 - 72-Mbit DDR II SRAM Four-Word Burst Architecture

Features

  • 72-Mbit Density (2M × 36).
  • 250 MHz Clock for High Bandwidth.
  • Four-word Burst for reducing Address Bus Frequency.
  • Double Data Rate (DDR) Interfaces (data transferred at 500 MHz) at 250 MHz.
  • Two Input Clocks (K and K) for precise DDR Timing.
  • SRAM uses rising edges only.
  • Two Input Clocks for Output Data (C and C) to minimize Clock Skew and Flight Time mismatches.
  • Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems.
  • Synchronous Internally.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C1520AV18 - 72-Mbit DDR-II SRAM (Cypress)
  • CY7C1518AV18 - 72-Mbit DDR-II SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1521V18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1520KV18 - 72-Mbit DDR-II SRAM Two-Word Burst Architecture
  • CY7C1520V18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1522AV18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1522JV18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1522KV18 - 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
  • CY7C1522V18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1523AV18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1521KV18 72-Mbit DDR II SRAM Four-Word Burst Architecture 72-Mbit DDR II SRAM Four-Word Burst Architecture Features ■ 72-Mbit Density (2M × 36) ■ 250 MHz Clock for High Bandwidth ■ Four-word Burst for reducing Address Bus Frequency ■ Double Data Rate (DDR) Interfaces (data transferred at 500 MHz) at 250 MHz ■ Two Input Clocks (K and K) for precise DDR Timing ❐ SRAM uses rising edges only ■ Two Input Clocks for Output Data (C and C) to minimize Clock Skew and Flight Time mismatches ■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems ■ Synchronous Internally Self-timed Writes ■ DDR II operates with 1.5 Cycle Read Latency when DOFF is asserted HIGH ■ Operates similar to DDR-I Device with 1 Cycle Read Latency when DOFF is asserted LOW ■ 1.
Published: |