* Configurations With Read Cycle Latency of 2.5 cycles: CY7C2561KV18
* 8M x 8 CY7C2576KV18
* 8M x 9 CY7C2563KV18
* 4M x 18 CY7C2565KV18
* 2M x 36 Separate independent read and write data ports
* Supports concurrent transactions 550 MHz clock for high bandwid
CY7C2563KV18 Datasheet (915.19 KB)
CY7C2563KV18
Cypress Semiconductor
915.19 KB
72-mbit qdr-ii sram 4-word burst architecture.
www.DataSheet.co.kr PRELIMINARY CY7C2561KV18, CY7C2576KV18 CY7C2563KV18, CY7C2565KV18 72-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Re.
📁 Related Datasheet
CY7C25632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2561KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C2562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C25652KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2565KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C2565XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C25682KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C25422KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
