* Separate independent read and write data ports
* Supports concurrent transactions
* 633 MHz clock for high bandwidth
* Four-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces on both read and write ports (data transferred at 1266 MHz) at 633 MHz
CY7C2565XV18 Datasheet (1.19 MB)
CY7C2565XV18
Cypress Semiconductor
1.19 MB
72-mbit qdr ii+ xtreme sram four-word burst architecture.
CY7C2563XV18/CY7C2565XV18 72-Mbit QDR® II+ Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 72-Mbit QDR® II+ Xtreme SRAM Fo.
📁 Related Datasheet
CY7C25652KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2565KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C2561KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C2562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C25632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2563KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C2563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C25682KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C25422KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
TAGS
Image Gallery
