Datasheet4U Logo Datasheet4U.com

W134S - (W134M/S) Direct Rambus Clock Generator

Download the W134S datasheet PDF. This datasheet also covers the W134M variant, as both devices belong to the same (w134m/s) direct rambus clock generator family and are provided as variant models within a single manufacturer datasheet.

Description

The Cypress W134M/W134S provides the differential clock signals for a Direct Rambus memory subsystem.

It includes signals to synchronize the Direct Rambus Channel clock to an external system clock but can also be used in systems that do not require synchronization of the Rambus clock.

Features

  • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate.
  • Provide synchronization flexibility: the Rambus® Channel can optionally be synchronous to an external system or processor clock.
  • Power-managed output allows Rambus Channel clock to be turned off to minimize power consumption for mobile.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (W134M_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
W134M/W134S Direct Rambus™ Clock Generator Features • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus® Channel can optionally be synchronous to an external system or processor clock • Power-managed output allows Rambus Channel clock to be turned off to minimize power consumption for mobile applications • Works with Cypress CY2210, W133, W158, W159, W161, and W167 to support Intel® architecture platforms • Low-power CMOS design packaged in a 24-pin QSOP (150-mil SSOP) package Description The Cypress W134M/W134S provides the differential clock signals for a Direct Rambus memory subsystem.
Published: |