74LVC2G00 - DUAL 2-INPUT NAND GATE

Diodes

74LVC2G00 Datasheet Preview — Preview of 74LVC2G00 PDF

Datasheet Details

Part number	74LVC2G00
Manufacturer	DIODES ↗
File Size	355.48 KB
Description	DUAL 2-INPUT NAND GATE
Datasheet	74LVC2G00-Diodes.pdf

74LVC2G00 Product details

Description

Pin Assignments The 74LVC2G00 is a dual, two input NAND gate.Both gates have push-pull outputs designed for operation over a power supply range of 1.65V to 5.5V.The device is fully specified for partial power down applications using IOFF.The IOFF circuitry disables the output, preventing damaging current backflow when the device is powered down.Each gate performs the positive Boolean function: Y  A B or Y  A  B (Top View) 1A 1 8 VCC 1B 2 7 1Y 2Y 3 6 2B GND 4 5 2A Feature

Features

Wide Supply Voltage Range from 1.65 to 5.5V.
± 24mA Output Drive at 3.3V.
CMOS Low Power Consumption.
IOFF Supports Partial-Power-Down Mode Operation.
Inputs accept up to 5.5V.
Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall times. The hysteresis is typically 100mV at VCC = 3.0V.
ESD Protection Exceeds JESD 22.
2000-V Human Body Model (A114).
Exceeds 1000-V Charged Device Model (C101).
Latch-Up Exc.

📁 74LVC2G00 Similar Datasheet

74LVC2G00-Q100 - Dual 2-input NAND gate (NXP)
74LVC2G02 - Dual 2-input NOR gate (NXP)
74LVC2G02-Q100 - Dual 2-input NOR gate (NXP)
74LVC2G04 - Dual inverter (nexperia)
74LVC2G04-Q100 - Dual inverter (nexperia)
74LVC2G06-Q100 - Inverters (nexperia)
74LVC2G07 - Buffers (NXP)
74LVC2G07-Q100 - Buffers (nexperia)

Other Datasheets by Diodes

74LVC2G06 - DUAL INVERTERS
74LVC2G08 - DUAL 2-INPUT AND GATE
74LVC2G125 - DUAL BUFFER GATE
74LVC2G126 - DUAL BUFFER GATE
74LVC2G14 - DUAL SCHMITT TRIGGER INVERTERS
74LVC2G17 - DUAL SCHMITT TRIGGER BUFFERS

Published: Sep 29, 2016 |