Datasheet4U Logo Datasheet4U.com

AR2003FV - ACTIVE/SYNCHRONOUS RECTIFICATION CONTROLLER

General Description

The AR2003FV is Active/Synchronous Rectification Controller, providing output voltage from 4.5V to 21V.

Using internal drain-tosource voltage sensing, the AR2003FV is ideal for Fly-back, LLCresonant and other power supply architectures.

Key Features

  • of this IC are the Minimum Off Time (TOFF) and Minimum on Time (TON), these features blank the noise generated during the turn on and turn off instances of the power FET. Light load detection for improved efficiency at light and no load is implemented. Other features include Under Voltage Lock Out (UVLO), SYNC feature for CCM operation and low turn off threshold voltage for improved efficiency. Pin Assignments (Top View) AGND 3 TON 2 NC 1 14 VCC TOFF/EN 4 13 GND SFB 5 VD 12 DGATE OVS 6.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AR2001 Smart Handgeld Device SoC ETC
AR2004 RECTIFIER DIODE Power Semiconductors
AR2004LT RECTIFIER DIODE Power Semiconductors
AR2009 RECTIFIER DIODE Power Semiconductors
AR2010 GPS Controller SoC ETC

Other Datasheets by Diodes Incorporated

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AR2003FV ACTIVE/SYNCHRONOUS RECTIFICATION CONTROLLER Description The AR2003FV is Active/Synchronous Rectification Controller, providing output voltage from 4.5V to 21V. Using internal drain-tosource voltage sensing, the AR2003FV is ideal for Fly-back, LLCresonant and other power supply architectures. It has SFB pin that can eliminate the external feedback resistor when target output voltage is 5V or 12V. The small footprint of the AR2003FV makes it ideal for space constrained applications. Intelligent features of this IC are the Minimum Off Time (TOFF) and Minimum on Time (TON), these features blank the noise generated during the turn on and turn off instances of the power FET. Light load detection for improved efficiency at light and no load is implemented.