Datasheet4U Logo Datasheet4U.com

EBE41RE4AAHA - 4GB Registered DDR2 SDRAM DIMM

Datasheet Summary

Description

Pin name A0 to A13 A10 (AP) BA0, BA1, BA2 DQ0 to DQ63 CB0 to CB7 /RAS /CAS /WE /CS0, /CS1 CKE0, CKE1 CK0 /CK0 DQS0 to DQS17, /DQS0 to /DQS17 SCL SDA SA0 to SA2 VDD VDDSPD VREF VSS ODT0, ODT1 /RESET NC Function Address input Row address Column address Auto precharge Bank select address Data input/out

Features

  • Double-data-rate architecture; two data transfers per clock cycle.
  • The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
  • Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
  • DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
  • Differential clock inputs (CK and /CK).
  • DLL aligns DQ and DQS transitions with CK transi.

📥 Download Datasheet

Datasheet preview – EBE41RE4AAHA

Datasheet Details

Part number EBE41RE4AAHA
Manufacturer Elpida Memory
File Size 234.52 KB
Description 4GB Registered DDR2 SDRAM DIMM
Datasheet download datasheet EBE41RE4AAHA Datasheet
Additional preview pages of the EBE41RE4AAHA datasheet.
Other Datasheets by Elpida Memory

Full PDF Text Transcription

Click to expand full text
DATA SHEET www.DataSheet4U.com 4GB Registered DDR2 SDRAM DIMM EBE41RE4AAHA (512M words × 72 bits, 2 Ranks) Specifications • Density: 4GB • Organization ⎯ 512M words × 72 bits, 2 ranks • Mounting 36 pieces of 1G bits DDR2 SDRAM with sFBGA • Package: 240-pin socket type dual in line memory module (DIMM) ⎯ PCB height: 30.0mm ⎯ Lead pitch: 1.0mm ⎯ Lead-free (RoHS compliant) • Power supply: VDD = 1.8V ± 0.1V • Data rate: 533Mbps/400Mbps (max.) • Eight internal banks for concurrent operation (components) • Interface: SSTL_18 • Burst lengths (BL): 4, 8 • /CAS Latency (CL): 3, 4, 5 • Precharge: auto precharge operation for each burst access • Refresh: auto-refresh, self-refresh • Refresh cycles: 8192 cycles/64ms ⎯ Average refresh period 7.8μs at 0°C ≤ TC ≤ +85°C 3.
Published: |