256m bits sdram wtr (wide temperature range).
*
*
*
*
* 3.3V power supply Clock frequency: 133MHz (max.) LVTTL interface Single pulsed /RAS 4 banks can operate simultaneously and independently
The EDS2504AP is a 256M bits SDRAM organized as 16,777,216 words × 4 bits × 4 banks. The EDS2508 AP is a 256M bits SDRAM organized as 8,388,608 words × 8 bits × 4 banks. The EDS2516 AP is a 256M bits SDRAM organized as 4194304 words × 16 bits × 4 ban.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 544.73KB)