Datasheet4U Logo Datasheet4U.com

74ACT161 - Synchronous Presettable Binary Counter

Description

The AC/ACT161 are high-speed synchronous modulo-16 binary counters.

They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters.

Features

  • s ICC reduced by 50% s Synchronous counting and loading s High-speed synchronous expansion s Typical count rate of 125 MHz s Outputs source/sink 24 mA s ACT161 has TTL-compatible inputs Ordering Code: Order Number 74AC161SC 74AC161SJ 74AC161MTC 74AC161PC 74ACT161SC 74ACT161SJ 74ACT161MTC 74ACT161PC Package Number M16A M16D MTC16 N16E M16A M16D MTC16 N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ACT161 SYNCHRONOUS PRESETTABLE 4-BIT COUNTER STMicroelectronics
74ACT16240 16-BIT BUFFERS/DRIVERS Texas Instruments
74ACT16241 16-Bit Buffer/Drivers Texas Instruments
74ACT16244 16-BIT BUS BUFFER STMicroelectronics
74ACT16244 16-BIT BUFFERS/LINE DRIVERS Texas Instruments

Other Datasheets by Fairchild (onsemi)

Part Number Description
74ACT16240 16-Bit Inverting Buffer/Line Driver
74ACT16244 16-Bit Buffer/Line Driver
74ACT16245 16-Bit Transceiver
74ACT16373 16-Bit Transparent Latch
74ACT16374 16-Bit D-Type Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AC161 • 74ACT161 Synchronous Presettable Binary Counter November 1988 Revised November 1999 74AC161 • 74ACT161 Synchronous Presettable Binary Counter General Description The AC/ACT161 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The AC/ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW.
Published: |