Datasheet4U Logo Datasheet4U.com

74LCX112 - Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop

Description

The LCX112 is a dual J-K flip-flop.

Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs.

These devices are edge sensitive and change state on the negative going transition of the clock pulse.

Features

  • s 5V tolerant inputs s 2.3V.
  • 3.6V VCC specifications provided s 7.5 ns tPD max (VCC = 3.3V), 10 µA ICC max s Power down high impedance inputs and outputs s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance: Human body model > 2000V Machine model > 2000V Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

Datasheet preview – 74LCX112

📁 Similar Datasheet

  • 74LCX125 - Low-voltage CMOS quad bus buffer (STMicroelectronics)
  • 74LCX125 - Low Voltage Quad Buffer (ON Semiconductor)
  • 74LCX125FT - Low-Voltage Quad Bus Buffer (Toshiba)
  • 74LCX139 - LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER (ST Microelectronics)
  • 74LCX162244 - LOW VOLTAGE CMOS 16-BIT BUS BUFFER (ST Microelectronics)
  • 74LCX16374 - LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (STMicroelectronics)
  • 74LCX00 - Low voltage CMOS QUAD 2-Input NAND gate (ST Microelectronics)
  • 74LCX02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE (Motorola)
  • 74LCX02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • 74LCX02 - LOW VOLTAGE QUAD 2-INPUT NOR GATE (Toshiba Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • 74LCX11 - Low Voltage Triple 3-Input AND Gate
  • 74LCX10 - Low Voltage Triple 3-Input NAND Gate
  • 74LCX125 - Low Voltage Quad Buffer
  • 74LCX126 - Low Voltage Quad Buffer
  • 74LCX138 - Low Voltage 1-of-8 Decoder/Demultiplexer
  • 74LCX14 - Low Voltage Hex Inverter
  • 74LCX157 - Low Voltage Quad 2-Input Multiplexer
  • 74LCX162244 - Low Voltage 16-Bit Buffer/Line Driver

Full PDF Text Transcription

Click to expand full text
74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs June 1998 Revised February 2001 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change state on the negative going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input. LCX devices are designed for low voltage (3.3V or 2.5) operation with the added capability of interfacing to a 5V signal environment.
Published: |