Datasheet4U Logo Datasheet4U.com

74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

Product Overview

📥 Download Datasheet

Datasheet preview – 74LS73A

Datasheet Details

Part number 74LS73A
Manufacturer Fairchild Semiconductor
File Size 53.28 KB
Description Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
Datasheet download datasheet 74LS73A Datasheet
Additional preview pages of the 74LS73A datasheet.

Product details

Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

📁 Similar Datasheet

  • 74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS76 - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS76A - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS77 - 4-BIT D LATCH LOW-POWER SCHOTTKY (Motorola)
  • 74LS783 - Synchronous Address Multiplexer (Motorola)
  • 74LS793 - 8-Bit Latch/Register (Monolithic)
  • 74LS794 - 8-Bit Latch/Register (Monolithic)
Other Datasheets by Fairchild Semiconductor
  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
  • 74LS75 - Quad Latch
  • 74LS00 - Quad 2-Input NAND Gate
  • 74LS02 - Quad 2-Input NOR Gate
  • 74LS03 - Quad 2-Input NAND Gates
  • 74LS04 - Hex Inverting Gates
Published: |