900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Fairchild Semiconductor Electronic Components Datasheet

74LS73A Datasheet

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

No Preview Available !

August 1986
Revised March 2000
DM74LS73A
Dual Negative-Edge-Triggered Master-Slave
J-K Flip-Flops with Clear and Complementary Outputs
General Description
This device contains two independent negative-edge-trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flops on the falling edge of
the clock pulse. The clock triggering occurs at a voltage
level and is not directly related to the transition time of the
negative going edge of the clock pulse. The data on the J
and K inputs is allowed to change while the clock is HIGH
or LOW without affecting the outputs as long as setup and
hold times are not violated. A low logic level on the clear
input will reset the outputs regardless of the levels of the
other inputs.
Ordering Code:
Order Number Package Number
Package Description
DM74LS73AM
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS73AN
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
Outputs
CLR CLK
J
K
Q
Q
L X XX L
H
H
LL
Q0
Q0
H HL H
L
H LH L
H
H HH
Toggle
H
H
XX
Q0
Q0
H = HIGH Logic Level
L = LOW Logic Level
X = Either LOW or HIGH Logic Level
↓ = Negative going edge of pulse.
Q0 = The output logic level before the indicated input conditions were
established.
Toggle = Each output changes to the complement of its previous level on
each falling edge of the clock pulse.
© 2000 Fairchild Semiconductor Corporation DS006372
www.fairchildsemi.com


Fairchild Semiconductor Electronic Components Datasheet

74LS73A Datasheet

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

No Preview Available !

Absolute Maximum Ratings(Note 1)
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
0°C to +70°C
Storage Temperature Range
65°C to +150°C
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Symbol
Parameter
Min
VCC Supply Voltage
4.75
VIH HIGH Level Input Voltage
2
VIL LOW Level Input Voltage
IOH HIGH Level Output Current
IOL LOW Level Output Current
fCLK Clock Frequency (Note 2)
0
fCLK Clock Frequency (Note 3)
0
tW
Pulse Width
Clock HIGH
20
(Note 2)
Preset LOW
25
Clear LOW
25
tW
Pulse Width
Clock HIGH
25
(Note 3)
Preset LOW
30
Clear LOW
30
tSU Setup Time (Note 2)(Note 4)
20
tSU Setup Time (Note 3)(Note 4)
25
tH Hold Time (Note 2)(Note 4)
0
tH Hold Time (Note 3)(Note 4)
5
TA Free Air Operating Temperature
0
Note 2: CL = 15 pF, RL = 2 k, TA = 25°C and VCC = 5V.
Note 3: CL = 50 pF, RL = 2 k, TA = 25°C and VCC = 5V.
Note 4: The symbol () indicates the falling edge of the clock pulse is used for reference.
Nom
5
Max
5.25
0.8
0.4
8
30
25
70
Units
V
V
V
mA
mA
MHz
MHz
ns
ns
ns
ns
ns
ns
°C
www.fairchildsemi.com
2


Part Number 74LS73A
Description Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
Maker Fairchild Semiconductor
PDF Download

74LS73A Datasheet PDF






Similar Datasheet

1 74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
Fairchild Semiconductor
2 74LS73 Dual J-K Flip-Flops
Hitachi Semiconductor
3 74LS73 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
Motorola
4 74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
Fairchild Semiconductor
5 74LS73A Dual J-K Flip-Flops
Hitachi Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy