Datasheet4U Logo Datasheet4U.com

CD4007CN - Dual Complementary Pair Plus Inverter

Download the CD4007CN datasheet PDF. This datasheet also covers the CD4007C variant, as both devices belong to the same dual complementary pair plus inverter family and are provided as variant models within a single manufacturer datasheet.

General Description

The CD4007C consists of three complementary pairs of Nand P-channel enhancement mode MOS transistors suitable for series/shunt applications.

All inputs are protected from static discharge by diode clamps to VDD and VSS.

Key Features

  • s Wide supply voltage range: 3.0V to 15V s High noise immunity: 0.45 VCC (typ. ) Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CD4007C-FairchildSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CD4007C Dual Complementary Pair Plus Inverter National Semiconductor
CD4007 Dual Complementary Pair Plus Inverter National Semiconductor
CD4007A CMOS Dual Complementary Pair Plus Inverter RCA
CD4007A CMOS Dual Complementary Pair Plus Inverter Intersil
CD4007AN CMOS Dual Complementary Pair Plus Inverter Texas Instruments

Other Datasheets by Fairchild (onsemi)

Part Number Description
CD4007C Dual Complementary Pair Plus Inverter
CD4007CM Dual Complementary Pair Plus Inverter
CD40175BC Hex D-Type Flip-Flop / Quad D-Type Flip-Flop
CD4022BC Divide-by-8 Counter/Divider
CD4027BC Dual J-K Master/Slave Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4007C Dual Complementary Pair Plus Inverter October 1987 Revised January 1999 CD4007C Dual Complementary Pair Plus Inverter General Description The CD4007C consists of three complementary pairs of Nand P-channel enhancement mode MOS transistors suitable for series/shunt applications. All inputs are protected from static discharge by diode clamps to VDD and VSS. For proper operation the voltages at all pins must be constrained to be between VSS − 0.3V and VDD + 0.3V at all times. Features s Wide supply voltage range: 3.0V to 15V s High noise immunity: 0.45 VCC (typ.) Ordering Code: Order Number Package Number Package Description CD4007CM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.